


# Mimosa 32 mini

Tower 0.18  $\mu\text{m}$   
SEU test chip

Pad size 57  $\mu\text{m}$  x 57  $\mu\text{m}$

Long side pitch: 211.46  $\mu\text{m}$

Short side pitch: 194.43  $\mu\text{m}$



# Mimosa32bis: Tower CIS, February 2012 submission: 4 Metal, MiM Capacitor, Quadruple Well (deep-N and deep-P wells), std epi 18 SF arrays



PixS\_1  
 PixS\_2  
 PixS\_101\_NW\_9  
 PixS\_102\_NW\_16  
 PixS\_103\_NW\_3  
 PixS\_104\_NW\_9\_DPW6  
 PixS\_105\_NW\_3\_DPW6  
 PixS\_106\_NW\_A\_9  
 PixS\_107\_NW\_A\_9\_bis  
 PixS\_108\_NW\_G0\_9  
 PixS\_109\_NW\_GF\_9  
 PixS\_110\_NoDiode  
 PixS\_111\_PDP\_9  
 PixS\_112\_PDP\_9\_bis  
 PixS\_113\_SB\_NW\_9\_PDP  
 PixS\_114\_SB\_NW\_9\_PDP\_bis  
 PixS\_115\_NW\_SB\_HV  
 PixS\_116\_NW\_SB\_HV\_NoWell

**Address decoding:**

**A0 . . . . . A8**

**A16 . . . . . A24**



**M32 bis SF structures:**


- **P1 2T\_ELT\_11u (M32\_P1)**
- **P2 3T\_ELT\_11u (M32\_P2)**
  - P101 3T\_ELT\_9u
  - P102 3T\_ELT\_16u
  - P103 3T\_ELT\_3u
- P104 3T\_ELT\_9u\_FullDPW\_o6u
- P105 3T\_ELT\_3u\_FullDPW\_o6u
  - P106 3T\_ELT\_9u\_activA
  - P107 3T\_ELT\_9u\_activB
  - P108 3T\_ELT\_9u\_Gox\_0V
- P109 3T\_ELT\_9u\_Gox\_floating
  - P110 3T-ELT-NoDiode!
- P111 3T\_ELT\_9u\_HalfPinnedA
- P112 3T\_ELT\_9u\_HalfPinnedB
- P113 3T\_ELT\_9u\_HalfPinned\_NwellA
- P114 3T\_ELT\_9u\_HalfPinned\_NwellB
  - P115 3T\_ELT\_20u\_AC
- P116 3T\_ELT\_20u\_AC\_NoPwell

**All transistors: hVt (II) !**

# SEU CHIP Layout

**Double Port RAM  
32kbit 2048@16 bits)**

**Single Port RAM  
16kbit 1024@16  
bits**



**Shift register  
32768 Flip\_Flop**