


✓ MIMOSA VI


Pixel layout



◎ Pixel design features

- only NMOS transistors, nwell/psub and pdiff/nwell diodes and poly1-to-poly2 capacitors.
- ◎ MIMOSA VI design features
 - 0.35 μm CMOS 4.2 μm thick EPI layer,
 - 1 array (24+6) \times 128 pixels, pitch $28 \times 28 \mu\text{m}^2$,
 - 24 columns read-out in parallel,
 - 30MHz f_{clk} , 6 clock cycles per pixel,
 - amplification and double sampling operation on-pixel,
 - discrimination integrated on chip periphery,
 - diode (nwell/p-epi) size $4.0 \times 3.7 \mu\text{m}^2 - 3.5 \text{fF}$,

MIMOSA VI chip layout (IREs-LEPSI/DAPNIA collaboration)



AC coupling capacitor

Storage capacitors

28 μm